

Midterm Test # 2 Solution

Q1-(30pts)

Signed & Unsigned Multiplication and Division

- a) Multiply X (Multiplicand) = 11_2 to Y (Multiplier) = 11011_2 , use one of the sequential unsigned multiplier versions (5pts). How many registers are required, what are their sizes, and what do they hold? (3pts). How large an ALU is required? (2pts).

Note (X and Y are 5-bit signed numbers in 2's complement representation).

المطلوب في هذا السؤال هو استخدام أحد طرق الضرب بدون إشارة لضرب العددين

$$X=MC=11_2 \quad Y=MR=11011_2$$

وقد تم التنويه في الملاحظة على أن العددين X & Y ، هما عددين بحجم 5 بت وممثلين في التمثيل 2's complement، فهذا يتطلب منك أن تقوم بتجريد العددين من الإشارة لكي تستخدم عملية الضرب بدون إشارة،

العدد الأول: $X=11_2$ هذا العدد عبارة عن 00011_2 بالنسبة ل 5 بت يكون العدد موجب ويساوي $3+$

العدد الثاني: $Y=11011_2$ هذا العدد بالنسبة ل 5 بت يكون العدد سالب فنقوم بتحويله إلى عدد بالإشارة ويكون

$$Y=-(00101) = -5$$

فيتم تجريد الرقم من الإشارة وتستخدم إحدى الطرق المعروفة للضرب بدون إشارة التي درسناها وهم

1st version unsigned multiplication

2nd version unsigned multiplication

3rd version unsigned multiplication

بعد عملية الضرب رح يصبح الناتج

$$PR=00000 \ 0 \ 1111 = 15$$

تقوم بوضع الإشارة وتصيح النتيجة

$$-15$$

How many registers are required, what are their sizes, and what do they hold? (3pts).

How large an ALU is required? (2pts).

هنا الإجابة تكون على حسب الفيرجن الذي استخدمته ويجب أن تكون الإجابة أيضا مطابقة لحجم الملتيبلاير 5 بت

- 1st version unsigned multiplication:
Three registers.
MC and PR registers are 10 bits. hold Multiplicand and Product.
MR register is 5 bits. holds multiplier.
ALU size = 10 bits.
- 2nd version unsigned multiplication
Three Registers
MC and MR registers are 5 bits hold Multiplicand and Multiplier.
PR register is 5 bits holds Product.
ALU size = 5 bits.
- 3rd version unsigned multiplication
Two Registers.
MC register size = 5 bits holds Multiplicand.
PR register size = 5 bits holds Product.
ALU size = 5 bits.

- Note (X and Y are 5-bit signed numbers in 2's complement representation).*

Page 2 of 5

Q2-(25pts)

Floating Point Arithmetic

- a) Represent $(-1101.011 \times 2^{-130})$ in IEEE-754 single precession format. (5pts)

Single Precession Format S = 1, E = 8, F = 23 bit

$$-1101.011 \times 2^{-130} = -1.101011 \times 2^{-127}$$

$$\text{Val}(E) = E - 127 \rightarrow \text{Val}(E) = -127 = E - 127 \rightarrow E = 0$$

بما إن $E=0$ فإننا لا نستطيع تمثيل هذا العدد في هذه الفورمات لان لما $E=0$ تعتبر حالة خاصة

فنحاول أن نمثل العدد على أساس أنه Denormalized

$$\text{Denormalized format } (-1)^S \times 0.F \times 2^{-126}$$

وهذا العدد عند تحويله ل Denormalized

$$-1.101011 \times 2^{-127} = -0.1101011 \times 2^{-126}$$

∴ نستطيع تمثيل هذا العدد على أساس أنه Denormalized Number

$$S=1 \quad E=0 \quad F=1101011$$

$$1 \ 0000 \ 0000 \ 1101 \ 0110 \ 0000 \ 0000 \ 0000 \ 000$$

- b) Consider A and B are floating point numbers in (S^1, E^3, F^6) format. $A=1.001 \times 2^{-2}$ and $B=1.11101$. Perform the following operations, round the result to the nearest even, and then represent the result in (S^1, E^3, F^6) format. What is the decimal value of the result according to this format (S^1, E^3, F^6) .

- i. $A + B$ (10pts)

النتيجة

$$0 \ 100 \ 000110$$

Decimal Value 2.1875

حاولوا اتجاوبوا الخطوات بروحكم

- ii. $A \times B$ (10pts)

النتيجة

$$0 \ 010 \ 000100$$

Decimal Value 0.53125

حاولوا اتجاوبوا الخطوات بروحكم

Q3-(20pts)

Performance

You are going to enhance a computer, and there are two possible improvements: either make multiply instructions run four times faster than before with speedup 1.15, or make memory access instructions run two times faster than before. The performance for multiplication hardware before improvement is 5×10^{-2} per second. and for memory access instructions is 2.5×10^{-2} per second.

If you improve Multiplication hardware the speedup =E= 1.15

$$E = \text{Ex_time before} / \text{Ex_time with enhancement}$$

$$\text{Multiplication Performance} = 5 \times 10^{-2} \rightarrow$$

$$\text{Ex_time for multiplication} = 1 / \text{Multiplication Performance}$$

$$\text{Ex_time for multiplication} = 20 \text{ sec}$$


$$\text{Ex_time for memory access} = 40 \text{ sec}$$

- i. What is the overall execution time before improvement. **(5pts)**
 $1.15 = \text{Ex_Time Before} / ((\text{Ex_Time Before} - f1) + f1/4)$
 $1.15 = \text{Ex_Time Before} / ((\text{Ex_Time Before} - 20) + 20/4)$
 $\text{Ex_Time Before} = 115 \text{ sec}$
- ii. What is the overall execution time if you improve only multiplication? **(5pts)**
 $\text{Ex_Time with multiplication enhancement} = \text{Ex_time before} / \text{Speedup}$
 $= 115 / 1.15 = 100 \text{ sec}$
- iii. What will the speedup be if you improve only memory access? **(5pts)**
 $E = 115 / ((115 - 40) + 40/2)$
 $E = 1.2015$
- iv. What will the speedup be if both improvements are made? **(5pts)**
 $E = 115 / ((115 - 40 - 20) + 40/2 + 20/4)$
 $E = 1.4375$

Q4-(25pts)

Single Cycle Datapath and Control

- a) Draw the hardware of the register file shown below. **(10pts)**



حل هذه الفقرة هو نفس الرسم الموجود في السلايد

CH5_5.1_5.4_P2.ppt slide 7


ولكن هنا حجم الديكودر 2:4

وحجم الريجستر هو 8 بت

- b) Consider the following single-cycle datapath for the MIPS processor implementing a subset of the instruction set (R-Type, Immediate Arithmetic and Logic, LW/SW, jump and branch instructions). If the following signals have a stuck at 0 or 1. Which instructions mentioned above will not work correctly? Explain why.
 - i. RegDst stuck at 0. **(5pts)**
 $\text{Immediate Arithmetic/Logic and LW instructions will not work correctly because the destination register should be chosen depended on 5-bit rt.}$

R-type and Branch instructions will not work correctly because busB is need to be as input to the ALU to perform these instructions.

LW instruction will not work correctly because we need to store the Data_out from data memory to the destination register.



What is the dynamic range and the special cases representation for IEEE-754 half precession format.

Special Cases Nan -zero +zero $-\infty + \infty$